Wolfgang Spraul
|
b7b2f594a3
|
started with clock routing
|
2012-12-07 23:02:04 -05:00 |
|
Wolfgang Spraul
|
9b131f5327
|
minor 5% speed improvement in building model
|
2012-11-25 14:11:44 +01:00 |
|
Wolfgang Spraul
|
6a637be523
|
speed optimization for connections
|
2012-11-25 07:45:12 +01:00 |
|
Wolfgang Spraul
|
67c08bfc0a
|
minor cleanup
|
2012-11-24 14:40:25 +01:00 |
|
Wolfgang Spraul
|
aa4021f7a4
|
switches
|
2012-11-23 05:34:59 +01:00 |
|
Wolfgang Spraul
|
80eec05b7a
|
error handling improvement
|
2012-11-21 05:44:23 +01:00 |
|
Wolfgang Spraul
|
4671415c87
|
some more pll lock, ioclk wires and cleanup
|
2012-11-20 16:55:36 +01:00 |
|
Wolfgang Spraul
|
a5afb20547
|
worked on wires of all kinds
|
2012-11-20 06:35:42 +01:00 |
|
Wolfgang Spraul
|
93e7d1a969
|
wires - more to come
|
2012-11-15 14:48:02 +01:00 |
|
Wolfgang Spraul
|
d600e85713
|
pcice wires
|
2012-11-13 12:49:20 +01:00 |
|
Wolfgang Spraul
|
c88c46b80d
|
more wires
|
2012-11-11 07:40:39 +01:00 |
|
Wolfgang Spraul
|
865dbfbb73
|
wire work
|
2012-11-08 13:14:45 +01:00 |
|
Wolfgang Spraul
|
c9c55822be
|
more dirwire modeling
|
2012-11-04 14:19:18 +01:00 |
|
Wolfgang Spraul
|
25bb28cfd4
|
worked on directional wires
|
2012-10-30 15:12:32 +01:00 |
|
Wolfgang Spraul
|
97f03a312c
|
some work on horizontal wiring
|
2012-10-29 06:44:01 +01:00 |
|
Wolfgang Spraul
|
8d4c6dfe82
|
carry chain fixes, devices, bram and macc switches
|
2012-10-18 14:34:53 +02:00 |
|
Xiangfu
|
45f400e2e5
|
create a subfolder for libs
|
2012-09-19 21:49:30 +08:00 |
|